initSidebarItems({"mod":[["ccr","Clock Configuration Register"],["cer","Clock Generation enable"],["channel","Register block Channel cluster"],["i2s_comp_param_1","Component Parameter Register 1"],["i2s_comp_param_2","Component Parameter Register 2"],["i2s_comp_type","Component Type Register"],["i2s_comp_version_1","Component Version Register"],["ier","Enable Register"],["irer","Receiver Block Enable Register"],["iter","Transmitter Block Enable Register"],["rrxdma","Reset Receiver Block DMA Register"],["rtxdma","Reset Transmitter Block DMA Register"],["rxdma","Receiver Block DMA Register"],["rxffr","Receiver Block FIFO Reset Register"],["txdma","Transmitter Block DMA Register"],["txffr","Transmitter Block FIFO Reset Register"]],"struct":[["CHANNEL","Register block"],["RegisterBlock","Register block"]],"type":[["CCR","Clock Configuration Register"],["CER","Clock Generation enable"],["I2S_COMP_PARAM_1","Component Parameter Register 1"],["I2S_COMP_PARAM_2","Component Parameter Register 2"],["I2S_COMP_TYPE","Component Type Register"],["I2S_COMP_VERSION_1","Component Version Register"],["IER","Enable Register"],["IRER","Receiver Block Enable Register"],["ITER","Transmitter Block Enable Register"],["RRXDMA","Reset Receiver Block DMA Register"],["RTXDMA","Reset Transmitter Block DMA Register"],["RXDMA","Receiver Block DMA Register"],["RXFFR","Receiver Block FIFO Reset Register"],["TXDMA","Transmitter Block DMA Register"],["TXFFR","Transmitter Block FIFO Reset Register"]]});