|
|
|
/* @generated */
|
|
|
|
digraph iCFG {
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_8" [label="8: Return Stmt \n n$2=*&0$?%__sil_tmpSIL_temp_conditional___n$0:int [line 14]\n *&return:int=n$2 [line 14]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_8" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_2" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_7" [label="7: ConditinalStmt Branch \n *&0$?%__sil_tmpSIL_temp_conditional___n$0:int=1 [line 14]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_7" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_3" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_6" [label="6: ConditinalStmt Branch \n *&0$?%__sil_tmpSIL_temp_conditional___n$0:int=0 [line 14]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_6" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_3" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_5" [label="5: Prune (false branch) \n n$1=*&a:_Bool [line 14]\n PRUNE((n$1 == 0), false); [line 14]\n " shape="invhouse"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_5" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_7" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_4" [label="4: Prune (true branch) \n n$1=*&a:_Bool [line 14]\n PRUNE((n$1 != 0), true); [line 14]\n " shape="invhouse"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_4" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_6" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_3" [label="3: + \n " ]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_3" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_8" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_2" [label="2: Exit neg_bool \n " color=yellow style=filled]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_1" [label="1: Start neg_bool\nFormals: a:_Bool\nLocals: 0$?%__sil_tmpSIL_temp_conditional___n$0:int \n DECLARE_LOCALS(&return,&0$?%__sil_tmpSIL_temp_conditional___n$0); [line 14]\n " color=yellow style=filled]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_1" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_4" ;
|
|
|
|
"neg_bool.e953d6477eaaeafaa430423a26fbaac9_1" -> "neg_bool.e953d6477eaaeafaa430423a26fbaac9_5" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_8" [label="8: Return Stmt \n n$2=*&0$?%__sil_tmpSIL_temp_conditional___n$0:int [line 12]\n *&return:int=n$2 [line 12]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_8" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_2" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_7" [label="7: ConditinalStmt Branch \n *&0$?%__sil_tmpSIL_temp_conditional___n$0:int=1 [line 12]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_7" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_3" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_6" [label="6: ConditinalStmt Branch \n *&0$?%__sil_tmpSIL_temp_conditional___n$0:int=0 [line 12]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_6" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_3" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_5" [label="5: Prune (false branch) \n n$1=*&a:char [line 12]\n PRUNE((n$1 == 0), false); [line 12]\n " shape="invhouse"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_5" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_7" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_4" [label="4: Prune (true branch) \n n$1=*&a:char [line 12]\n PRUNE((n$1 != 0), true); [line 12]\n " shape="invhouse"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_4" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_6" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_3" [label="3: + \n " ]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_3" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_8" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_2" [label="2: Exit neg_char \n " color=yellow style=filled]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_1" [label="1: Start neg_char\nFormals: a:char\nLocals: 0$?%__sil_tmpSIL_temp_conditional___n$0:int \n DECLARE_LOCALS(&return,&0$?%__sil_tmpSIL_temp_conditional___n$0); [line 12]\n " color=yellow style=filled]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_1" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_4" ;
|
|
|
|
"neg_char.53ef6b31d84386046a4728d1c45b5f7a_1" -> "neg_char.53ef6b31d84386046a4728d1c45b5f7a_5" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_8" [label="8: Return Stmt \n n$2=*&0$?%__sil_tmpSIL_temp_conditional___n$0:int [line 10]\n *&return:int=n$2 [line 10]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_8" -> "neg_int.2aa25aca565c41dd997912d11504462c_2" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_7" [label="7: ConditinalStmt Branch \n *&0$?%__sil_tmpSIL_temp_conditional___n$0:int=1 [line 10]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_7" -> "neg_int.2aa25aca565c41dd997912d11504462c_3" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_6" [label="6: ConditinalStmt Branch \n *&0$?%__sil_tmpSIL_temp_conditional___n$0:int=0 [line 10]\n " shape="box"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_6" -> "neg_int.2aa25aca565c41dd997912d11504462c_3" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_5" [label="5: Prune (false branch) \n n$1=*&a:int [line 10]\n PRUNE((n$1 == 0), false); [line 10]\n " shape="invhouse"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_5" -> "neg_int.2aa25aca565c41dd997912d11504462c_7" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_4" [label="4: Prune (true branch) \n n$1=*&a:int [line 10]\n PRUNE((n$1 != 0), true); [line 10]\n " shape="invhouse"]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_4" -> "neg_int.2aa25aca565c41dd997912d11504462c_6" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_3" [label="3: + \n " ]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_3" -> "neg_int.2aa25aca565c41dd997912d11504462c_8" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_2" [label="2: Exit neg_int \n " color=yellow style=filled]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_1" [label="1: Start neg_int\nFormals: a:int\nLocals: 0$?%__sil_tmpSIL_temp_conditional___n$0:int \n DECLARE_LOCALS(&return,&0$?%__sil_tmpSIL_temp_conditional___n$0); [line 10]\n " color=yellow style=filled]
|
|
|
|
|
|
|
|
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_1" -> "neg_int.2aa25aca565c41dd997912d11504462c_4" ;
|
|
|
|
"neg_int.2aa25aca565c41dd997912d11504462c_1" -> "neg_int.2aa25aca565c41dd997912d11504462c_5" ;
|
|
|
|
}
|